

TITLE OF THE INVENTION

FILTER PROCESSING APPARATUS

5 BACKGROUND OF THE INVENTION

The present invention relates to a filter processing apparatus, and more particularly, to a filter processing apparatus which performs wavelet transform on
10 image data, inverse transform on a wavelet-transformed coefficients to reproduce image data, and the like.

FIELD OF THE INVENTION

As an image, especially a multivalue image,
15 includes an enormous amount of information, the enormous amount of data causes a problem upon storage or transmission of the image. Accordingly, a high-efficiency coding is employed for storage and transmission of image. According to this method, to
20 reduce the amount of data, the contents of image are changed to eliminate redundancy of the image to a level that degradation of image quality is visually unrecognizable.

For example, in the JPEG method recommended by the
25 ISO and the ITU-T as international standard still-image coding method, each block (8 pixels \times 8 pixels) of image data is discrete-cosine transformed (DCT) by each block

(8 pixels \times 8 pixels) into DCT coefficients, then the respective coefficients are quantized and further entropy-encoded, thereby the image data is compressed. However, in this method, as DCT and quantization is performed in block units, so-called block distortion may appear in a border between blocks of decoded image.

On the other hand, JPEG 2000 is studied as a new international standard still-picture coding method. In JPEG 2000, wavelet transform is proposed as conversion processing performed prior to quantization. Different from the current JPEG method, in the wavelet transform, processing is not performed in block units but continuously performed on input data. This method has an advantage that degradation of image quality is visually unrecognizable.

In the wavelet transform used in JPEG 2000, processing is performed by a method called lifting mechanism, thereby the transform processing can be efficiently performed with a small amount of calculation.

Fig. 12 shows a forward lifting mechanism. Fig. 13 shows a signal flow in an inverse lifting mechanism. In the figures, symbols α , β , γ , δ are lifting coefficients.

First, the operation of the lifting mechanism in Fig. 12 will be described.

Input pixels are represented as $X_0, X_1, X_2, X_3, X_4, X_5, \dots$, in the input order. The input pixels are

classified into even-numbered pixel group and odd-numbered pixel group by a separation unit 201. The pixels X_0, X_2, X_4, \dots (i.e., X_{2n}) with even-numbered subscripts are outputted from one output terminal (upper side in Fig. 12) of the separation unit 201. The pixels X_1, X_3, X_5, \dots (i.e., X_{2n+1}) with odd-numbered subscripts are outputted from the other output terminal (lower side in Fig. 12) of the separation unit 201.

In the lifting processing in the initial stage, the even-numbered pixel group is multiplied by the lifting coefficient α , and the result of multiplication between 2 continuous even-numbered pixels is added to a pixel of the odd-numbered pixel group positioned at the center of the 2 pixels.

This processing is expressed as follows.

$$D_{2n+1} = X_{2n+1} + \alpha \cdot X_{2n} + \alpha \cdot X_{2n+2} \quad \dots (1)$$

In the lifting processing in the second stage, the newly-obtained odd-numbered pixel group D_1, D_3, D_5, \dots is multiplied by the lifting coefficient β , and the result of multiplication between 2 continuous odd-numbered pixels is added to a pixel of the even-numbered pixel group positioned at the center of the 2 pixels.

This processing is expressed as follows.

$$E_{2n+2} = X_{2n+2} + \beta \cdot D_{2n+1} + \beta \cdot D_{2n+3} \quad \dots (2)$$

In the lifting processing in the third stage, similar processing to that of the initial stage is performed by using the lifting coefficient γ . In the

lifting processing in the fourth stage, similar processing to that of the second stage is performed by using the lifting coefficient δ . Expressions of the lifting processings in the third and fourth stages are as follows.

$$H_{2n+1} = D_{2n+1} + \gamma \cdot E_{2n} + \gamma \cdot E_{2n+2} \quad \dots (3)$$

$$L_{2n+2} = E_{2n+2} + \delta \cdot H_{2n+1} + \delta \cdot H_{2n+3} \quad \dots (4)$$

Further, in Fig. 12, K normalizes the wavelet coefficient. As the normalization is not particularly related to the nature of the present invention, the explanation of this processing will be omitted.

If the normalization processing is ignored, H_n and L_n obtained by the lifting processing in the third and fourth stages correspond to a high-frequency transform coefficient and a low-frequency transform coefficient, respectively.

Next, the signal flow of the inverse lifting mechanism in Fig. 13 will be briefly described. First, in correspondence with the normalization processing in the forward lifting mechanism, multiplication by inverse coefficients is performed, and lifting processing is performed in 4 stages. The contents of the processing in the respective stages are expressed as follows.

$$(1st \text{ stage}) \quad E_{2n+2} = L_{2n+2} - \delta \cdot H_{2n+1} - \delta \cdot H_{2n+3} \quad \dots (5)$$

$$(2nd \text{ stage}) \quad D_{2n+1} = H_{2n+1} - \gamma \cdot E_{2n} - \gamma \cdot E_{2n+2} \quad \dots (6)$$

$$(3rd \text{ stage}) \quad X_{2n+2} = E_{2n+2} - \beta \cdot D_{2n+1} - \beta \cdot D_{2n+3} \quad \dots (7)$$

$$(4\text{th stage}) \quad X_{2n+1} = D_{2n+1} - \alpha \cdot X_{2n} - \alpha \cdot X_{2n+2} \quad \dots (8)$$

The above expressions (5) to (8) are respectively obtained by transposing the terms of the expressions (4) to (1).

Figs. 14 and 15 show a lifting grid structure as representation of the lifting mechanism in Figs. 12 and 13 from another viewpoint. In Figs. 14 and 15, "□" indicates input data; "○", a grid point (or grid point data calculation unit); and an arrow from each "○", the flow of grid point data. In these figures, the basic processing (processing in the expressions (1) to (8)) in the lifting mechanism and data newly-obtained from the processing correspond to the respective grid points.

In the forward lifting grid structure in Fig. 14, 1 grid point data is calculated by using any one of the expressions (1) to (4).

In the inverse lifting grid structure in Fig. 15, 1 grid point data is calculated by using any one of the expressions (5) to (8).

In a general filter, when 1 data is inputted, 1 output is calculated, however, as it is understood from the lifting grid structure in Fig. 14, in the lifting calculation processing, 2 data outputs can be made when 2 data are newly prepared.

For example, regarding the input data up to X_8 , output data up to L_4 and H_5 can be calculated. Even if

performed by the 2 transform processings.

As the processor which performs the two-dimensional wavelet transform, Japanese Published Unexamined Patent Application No. Hei 10-283342
5 discloses a construction as shown in Fig. 16. In the figure, reference numeral 501 denotes a horizontal one-dimensional DWT (Discrete Wavelet Transform) processor (hereinbelow, referred to as a "horizontal DWT processor"); 503 and 505, vertical one-dimensional DWT
10 processors (hereinbelow, referred to as "vertical DWT processors"); and 511, 513, buffers.

The horizontal DWT processor 501 receives and processes raster scan data obtained from horizontal scanning, and outputs 2 horizontal low-frequency and
15 high-frequency transform coefficients by each processing. The low-frequency and high-frequency transform coefficients respectively for 1 horizontal line are stored in the buffers 511 and 513.

On the other hand, in the vertical DWT processors
20 503 and 505, immediately after a vertical one-dimensional wavelet transform processing, transform coefficients for plural lines used in the transform processing are stored in their internal buffers. When the transform processing is completed, the transform
25 coefficients for 2 lines are unnecessary. When transform coefficients for new 2 lines are inputted from the horizontal DWT processor 501 and the buffers 511 and 513,

the next vertical wavelet transform processing can be performed. Then, the vertical DWT processors 503 and 505 perform calculation by using the input new sets of transform coefficients, and output vertical low-
5 frequency and high-frequency transform coefficients, respectively.

In this manner, by the 2 types (horizontal and vertical) wavelet transform processings, the vertical DWT processor 503 outputs 2 types of transform
10 coefficients, LL (vertical low-frequency, horizontal low-frequency) and HL (vertical-high-frequency, horizontal low-frequency), and the vertical DWT processor 505, 2 types of transform coefficients, LH (vertical low-frequency, horizontal high-frequency) and
15 HH (vertical high-frequency, horizontal high-frequency).

In the construction of Fig. 16, the horizontal DWT processor 501 can be operated at 100% availability by inputting 2 data at every cycle. On the other hand, the 2 vertical DWT processors 503 and 505 stop when
20 transform coefficients for the next horizontal 1 line are stored in the buffers 511 and 513, and when transform coefficients for the next second line are inputted from the horizontal DWT processor 501 into the vertical DWT processors 503 and 505, the transform
25 coefficients stored in the buffers 511 and 513 are read, thereby vertical wavelet transform processing is performed by using the transform coefficients for 2

lines.

Accordingly, the period in which the 2 vertical DWT processors 503 and 505 operate equals the period in which the horizontal DWT processor 501 processes
5 transform coefficients for the second line of the 2-line transform coefficients inputted into the vertical DWT processors 503 and 505. That is, the 2 vertical DWT processors respectively operate at 50% availability.

As described above, in the conventional two-
10 dimensional wavelet transform processing, at the vertical transform processing, 2 transform processors are required. That is, to process the same amount of data, 1 transform processor is employed in the former stage, while 2 transform processors are employed in the
15 latter stage. Thus hardware resource cannot be effectively utilized, and further, the circuit scale increases.

SUMMARY OF THE INVENTION

20

The present invention has been made in consideration of the above problems, and has its object to realize a two-dimensional wavelet transform processing apparatus, more effectively utilizing
25 hardware resource, with reduced hardware construction.

Other features and advantages of the present invention will be apparent from the following

description taken in conjunction with the accompanying drawings, in which like reference characters designate the same name or similar parts throughout the figures thereof.

5

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and constitute a part of the specification,
10 illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.

Fig. 1 is a block diagram showing the construction of a calculation unit according to embodiments of the
15 present invention;

Fig. 2 is a block diagram showing the construction using the calculation unit in Fig. 1 in multiple stages, for lifting calculation for filter processing;

Fig. 3 is a block diagram showing the construction
20 of a two-dimensional wavelet transform processing apparatus according to a first embodiment of the present invention;

Figs. 4A and 4B are block diagrams conceptually showing the operation of a rotation unit in Fig. 3;

25 Fig. 5 is a block diagram showing the construction of the two-dimensional wavelet transform processing apparatus according to a second embodiment of the

present invention;

Figs. 6A and 6B are block diagrams conceptually showing the operation of the rotation unit in Fig. 5;

Fig. 7 is a block diagram showing the construction
5 of the two-dimensional wavelet transform processing apparatus according to a third embodiment of the present invention;

Fig. 8 is a block diagram showing the construction of an FIR filter calculation unit in Fig. 7;

10 Fig. 9 is a block diagram showing the construction of a data input unit in Fig. 7;

Fig. 10 is a block diagram showing the construction of the two-dimensional wavelet transform processing apparatus according to a fourth embodiment of
15 the present invention;

Fig. 11 is a block diagram showing the construction of the two-dimensional wavelet transform processing apparatus according to a fifth embodiment of the present invention;

20 Fig. 12 is a block diagram showing the conventional construction for realizing 9x7 filter processing by the lifting calculation;

Fig. 13 is a block diagram showing the conventional construction for realizing inverse 9x7
25 filter processing by the lifting calculation;

Fig. 14 is a schematic diagram showing the lifting grid structure realizing the lifting calculation of the

9x7 filter processing;

Fig. 15 is a schematic diagram showing the lifting grid structure realizing the lifting calculation of the inverse 9x7 filter processing;

5 Fig. 16 is a block diagram showing the construction of the conventional two-dimensional wavelet transform processing apparatus;

Fig. 17 is a block diagram showing a buffer in Fig. 1 constructed with a first stage of register;

10 Fig. 18 is a block diagram showing the buffer in Fig. 1 constructed with 2 stages of registers;

Fig. 19 is a block diagram showing the buffer in Fig. 1 constructed with a line memory;

15 Fig. 20 is a block diagram showing 2 stages of serially-connected adjacent calculation units among 4 stages of calculation units constructing a vertical DWT processor in Fig. 3;

20 Fig. 21 is a block diagram showing 2 stages of serially-connected adjacent calculation units among 4 stages of calculation units constructing a horizontal DWT processor in Fig. 3;

Fig. 22 is a block diagram showing the construction of a one-dimensional wavelet transform processor;

25 Fig. 23 is a block diagram showing the construction of a two-dimensional wavelet transform processor;

Fig. 24 is a block diagram showing the construction of the calculation unit;

Fig. 25 is a block diagram showing a lifting grid structure for DWT calculation re-utilizing the result of
5 calculation;

Fig. 26 is a block diagram showing the construction of the calculation unit used in a sixth embodiment of the present invention;

Fig. 27 is a block diagram showing the
10 construction of the sixth embodiment;

Fig. 28 is a block diagram showing the construction of the lifting grid structure for IDWT calculation re-utilizing the result of calculation;

Fig. 29 is a block diagram showing the
15 construction of a grid point data calculation unit;

Fig. 30 is a block diagram showing the construction of the calculation unit in Fig. 29 modified for use in the sixth embodiment;

Fig. 31 is a block diagram showing the
20 construction of a seventh embodiment of the present invention;

Fig. 32 is a block diagram showing the construction of an eighth embodiment of the present invention; and

Fig. 33 is a block diagram showing the
25 construction of a 2x2 data rotation unit;

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of the present invention will now be described in detail in accordance with the accompanying drawings.

The inventor has designed a construction in Fig. 1 as a grid point data calculation unit in each grid point as shown in Fig. 14. Fig. 2 shows a construction using the grid point data calculation unit in Fig. 1 in multiple stages for lifting calculation for filtering processing.

In Fig. 1, numerals 601 and 603 denote terminals for inputting 2 data; 607, a terminal for outputting calculated grid point data; 621, a buffer for storing the input data from the terminal 603; 609, a terminal for outputting output data from the buffer 621; 611, an adder for adding the output data from the buffer 621 to the input data from the terminal 603; 613, a multiplier for multiplying the result of addition by the adder 611 by a coefficient C (any 1 of α , β , γ and δ); and 615, an adder for adding the result of multiplication by the multiplier 613 to input data positioned at the center of 3 data used in calculation.

First, the outline of calculation method in the embodiments of the present invention will be briefly described with reference to Figs. 14, 1 and 2. Note that in the following description, data outputted from

respective grid points in Fig. 14 will have the same reference numerals as those of the grid points.

For example, in a case where 9 input data X_0 , X_1 , X_2 , X_3 , X_4 , X_5 , X_6 , X_7 and X_8 are processed, a low-
5 frequency transform coefficient L_4 and a high-frequency transform coefficient H_5 are outputted by calculating 10 grid point data (D_1 , D_3 , D_5 , D_7 , E_2 , E_4 , E_6 , H_3 , H_5 and L_4).

Next, if 2 input data X_9 and X_{10} are newly added, a low-frequency transform coefficient L_6 and a high-
10 frequency transform coefficient H_7 are outputted by calculating 10 grid point data as in the case of the above processing. However, if the grid point data calculated prior to input of the data X_9 and X_{10} are utilized, only 4 data, D_9 , E_8 , H_7 and L_6 are calculated.

15 To utilize previously-calculated grid point data, a medium for storing the calculated grid point data is required. The medium is a buffer 621 in Fig. 1.

In Fig. 2, except a buffer in a top stage grid point data calculation unit 701 used for storing
20 previously-input data instead of previously-calculated grid point data, buffers in the other grid point data calculation units are used for storing previously-calculated grid point data. The minimum size of the buffers is 1 and there is no upper limit.

25 When the processing using the data X_0 to X_8 has been already completed, to output the low-frequency transform coefficient L_6 and the high-frequency transform

coefficient H_7 , the top stage grid point data calculation unit 701 inputs the new input data X_9 and X_{10} . The grid point data calculation unit 701 calculates the grid point data D_9 . The data X_8 necessary for this calculation as well as the input data X_9 and X_{10} is outputted from the buffer 621 in Fig. 1. The data X_8 has been stored into the buffer 621 when it has been inputted from the terminal 603 in the previous processing.

10 The grid point data calculation unit 701 outputs the calculated data D_9 and the output X_8 from the buffer 621, from the terminals 607 and 609, to outside the unit, to send them to the next grid point data calculation unit 702.

15 The grid point data calculation unit 702 calculates the data E_8 by using the input data D_9 and X_8 . The data D_7 also necessary for this calculation is outputted from the buffer 621 in the unit 702. The data D_7 has been stored into the buffer 621 when it has been inputted from the terminal 603. The unit 702 outputs the calculated data E_8 and the output D_7 from the buffer 621, from the terminals 607 and 609, to the outside the unit, to send them to the next grid point data calculation unit 703.

25 The grid point data calculation units 703 and 704 perform similar processing to the above processing. As a result, the calculation unit 703 outputs the high-

frequency transform coefficient H_7 and the calculation unit 704 outputs the low-frequency transform coefficient L_6 .

Hereinafter, each time 2 data are newly inputted
5 into the calculation unit 701, the calculation units 703 and 704 output a high-frequency coefficient and a low-frequency coefficient.

As shown in Fig. 17, if the buffer 621 in Fig. 1 is constructed with only 1 stage of register 1701 for
10 storing data for 1 pixel, horizontal wavelet transform processing can be performed as in the case of the conventional art. As shown in Fig. 18, if the buffer 621 is constructed with 2 stages of registers 1801 and 1802 respectively for storing data for 1 pixel, wavelet
15 transform processing can be performed on 2 types of signals by alternately processing the 2 types of signals, as described later. In the flow of data in Fig. 18, first, the data is inputted into the register 1801 from a higher position in the figure, then shifted to the
20 register 1802 at the next timing, and further, outputted from a lower position in the figure at the next timing. Further, as shown in Fig. 19, if the buffer 621 is constructed with a line memory 1901 for storing data for 1 line image, vertical wavelet transform processing can
25 be performed.

<First Embodiment>

Next, two-dimensional wavelet transform processing in a first embodiment of the present invention using a wavelet transform processor having the above construction will be described.

5 In the first embodiment, the two-dimensional wavelet transform processing is realized by performing one-dimensional transform processing in 2 stages, in different directions. During the 2-stage processing, 2x2 data rotation processing is performed.

10 Fig. 3 shows the construction of a two-dimensional wavelet transform processing apparatus according to the first embodiment. In the figure, numeral 901 denotes a vertical one-dimensional DWT processor (hereinbelow referred to as a "vertical DWT processor"); 903, a data
15 rotation unit for 2x2 data rotation processing; and 905, a horizontal one-dimensional DWT processor (hereinbelow, referred to as a "horizontal DWT processor"). As shown in Fig. 2, the vertical DWT processor 901 and the horizontal DWT processor 905 respectively have a
20 construction using the calculation unit in Fig. 1 in 4 stages. The vertical DWT processor 901 has the line memory 1901 (Fig. 19) as the buffer 621 (Fig. 1) in the respective 4 stages of calculation units, and the horizontal DWT processor 905, the 2 stages of registers
25 1801 and 1802 (Fig. 18) as the buffer 621 in the respective 4 stages of calculation units. The vertical DWT processor 901 and the horizontal DWT processor 905

perform vertical one-dimensional wavelet transform processing and horizontal one-dimensional wavelet transform processing.

Respective 1 pixel from each line of 2-line pixel data, i.e., data of 2 pixels arrayed in the vertical direction, are sequentially inputted into the vertical DWT processor 901 from the memory or line buffer (not shown).

The vertical DWT processor 901 outputs a vertical low-frequency transform coefficient L_v and a vertical high-frequency transform coefficient H_v by using the newly-received vertical 2 pixel data and pixel data in the line memory 1901 (Fig. 19) inputted at 1-line previous timing. As the line memory for storing 1 line image data is used, calculation can be performed among the 3 pixels, i.e., the 1-line previously input pixel data and the newly-received vertical 2 pixel data.

The processing by the above-described vertical DWT processor 901 will be described in detail.

Fig. 20 shows 2 stages of adjacent serially-connected calculation units 2000a and 2000b among the 4 stages of calculation units constructing the vertical DWT processor 901. The figure shows an example where the calculation units 701 and 702 in Fig. 2 are connected with each other. That is, the calculation units 2000a and 2000b correspond to the calculation units 701 and 702. In the calculation units 2000a and 2000b, the

multiplication coefficients C of multipliers 2013a and 2013b are α and β . Further, 2 outputs 2007a and 2009a from the calculation unit 2000a are connected to 2 inputs 2001b and 2003b of the calculation unit 2000b.

- 5 Further, as described above, the buffer 621 is constructed with the line memories 2021a and 2021b. The other calculation units 703 and 704 have the same construction.

- The flow of data in Fig. 20 will be described below. In the figure, subscripts of pixel data represent vertical positions of the pixel data.

- Pixel data X_{2n-1} , from 1-line odd-numbered pixel data, is inputted from 1 input terminal 2001a of the calculation unit 2000a, into an adder 2015a. Pixel data
15 X_{2n} in vertical relation to the data X_{2n-1} , from 1-line even-numbered pixel data, is inputted into an adder 2011a, and at the same time, inputted into the line memory 2021a.

- In the line memory 2021a, pixel data X_{2n-2} , in
20 vertical relation to the input pixel, is outputted to an output terminal 2009a and the adder 2011a. The pixel data X_{2n-2} is data which has been inputted into the line memory 2021a 1-line cycle before. The adder 2011a adds the data X_{2n} to the data X_{2n-2} and outputs the result of
25 addition to a multiplier 2013a. Note that the data X_{2n-2} has a pixel position on the image 2-line prior to the data X_{2n} , and in vertical relation to that of the data

transform processing is made by alternate on 2 types of low-frequency and high-frequency signals by alternately processing the 2 types of signals. The processing will be described in more detail.

5 At a current cycle, it is assumed that data necessary for calculating low-frequency transform coefficient are stored into the first-stage register 1802 of the 2-stage registers 1801 and 1802, as the buffer 621 of the respective grid point data calculation
10 units, and data needed for calculating high-frequency transform coefficient are stored into the second-stage register 1801. At this time, the data for high-frequency transform coefficient calculation are merely connected to the subsequent register 1802 and not referred to from
15 any of the calculation units. This state equals a state where no data for high-frequency transform coefficient calculation exists. All the calculation units are to process low-frequency transform coefficients.

20 Accordingly, at this cycle, the 2 low-frequency transform coefficients L_{v1} and L_{v2} among the transform coefficients in Fig. 4 are inputted, data outputted from the first-stage register 1802 of the 2-stage registers (data for low-frequency transform coefficients here), with the low-frequency transform coefficients, are
25 processed, and the results of processing (LL and LH) are outputted. Then at the next cycle, the data for high-frequency transform coefficient calculation stored in

the second-stage register 1801 are shifted to the first-stage register 1802, and the input L_{v2} or the data used in the processing at the current cycle, inputted from the previous-stage grid point data calculation unit, is
5 inputted into the second-stage register 1801.

At the next cycle, the order of the low-frequency transform coefficients and the high-frequency transform coefficients stored in the 2 stages of registers 1801 and 1802 is reversed, such that all the calculation
10 units are to process the high-frequency transform coefficients. Accordingly, at the next cycle, the rotation unit 903 inputs the 2 high-frequency transform coefficients H_{v1} and H_{v2} , processes them, and outputs the results of processing (HL and HH).

15 The processing of the horizontal DWT processor 905 will be described in detail.

Fig. 21 shows 2 stages of serially-connected adjacent calculation units 2100a and 2100b among the 4 stages of calculation units constructing the horizontal
20 DWT processor 905. The figure shows an example where the calculation units 701 and 702 in Fig. 2 are connected with each other. That is, the calculation units 2100a and 2100b correspond to the calculation units 701 and 702. In the calculation units 2100a and 2100b, the
25 multiplication coefficients C of multipliers 2113a and 2113b are α and β . Further, 2 outputs 2107a and 2109a from the calculation unit 2100a are connected to 2

inputs 2101b and 2103b of the calculation unit 2100b.

Further, as described above, the buffer 621 is constructed with respectively 2 stages of registers 2121a and 2123b, and 2121b and 2123b. The other

5 calculation units 703 and 704 have the same construction.

The flow of data in Fig. 21 will be described below. In the figure, subscripts of pixel data represent horizontal positions of the pixel data.

First, as it is apparent from the above

10 description, a data group of alternate low-frequency transform coefficients and high-frequency transform coefficients, L_{2m-3} , H_{2m-3} , L_{2m-1} , H_{2m-1} , L_{2m+1} , H_{2m+1} , ..., outputted from the rotation unit 903, are inputted into an input terminal 2101a of the calculation unit 2100a.

15 Similarly, a data group of alternate low-frequency transform coefficients and high-frequency transform coefficients, L_{2m-2} , H_{2m-2} , L_{2m} , H_{2m} , L_{2m+2} , H_{2m+2} , ..., are inputted into an input terminal 2103a. As timing of 2 inputs, the data L_{2m-1} and L_{2m} are simultaneously

20 inputted.

Next, description will be made about a case where the low-frequency transform coefficient L_{2m-1} is inputted from the input terminal 2101a into an adder 2115a, and at the same time, the low-frequency transform

25 coefficient L_{2m} is inputted from the input terminal 2103a into adder 2111a and register 2121a.

When the low-frequency transform coefficients L_{2m-1}

and L_{2m} are inputted, the high-frequency transform coefficient H_{2m-2} inputted from the input terminal 2103a at 1-cycle previous timing is stored in the register 2121a. Further, the low-frequency transform coefficient

5 L_{2m-2} inputted from the input terminal 2103a 2-cycle previous timing is stored in the register 2123a then.

Accordingly, the adder 2111a adds the low-frequency transform coefficient L_{2m} inputted from the input terminal 2103a to the low-frequency transform

10 coefficient L_{2m-2} stored in the register 2123a, and outputs the result of addition to the multiplier 2113a.

The multiplier 2113a multiplies the result of addition by the coefficient $C (= \alpha)$, and outputs the result of multiplication $\alpha(L_{2m} + L_{2m-2})$ to the adder 2115a.

15 The adder 2115a adds the result of multiplication from the multiplier 2113a to the input L_{2m-1} from the input terminal 2101a, to obtain $DL_{2m-1} = L_{2m-1} + \alpha(L_{2m} + L_{2m-2})$ of the low-frequency transform coefficient group, and outputs it to the output terminal 2107a. The output value L_{2m-2}

20 from the register 2123a is outputted to the other output terminal 2109a.

At the next timing, the high-frequency transform coefficients H_{2m-1} and H_{2m} are inputted into the input terminal 2101a and 2101b. At the same time, the

25 respective data are shifted to the 2 stages of registers 2121a and 2123b, i.e., L_{2m} is stored into the register 2121a and H_{2m-2} is stored into the register 2123a.

Accordingly, the result of addition by the adder 2115a at this timing is $DH_{2m-1}=H_{2m-1}+\alpha(H_{2m}+H_{2m-2})$ of the high-frequency transform coefficient group, and it is outputted to the output terminal 2107a. H_{2m-2} is

5 outputted to the other output terminal 2109a.

The above calculation is performed on all the pixel data for 1 line, thereby the low-frequency and high-frequency transform coefficients of the pixel transform data group D corresponding to the above-

10 described expression (1) are alternately obtained.

The calculation unit 2100b uses the pixel group obtained as above as an input, and alternately obtains low-frequency transform coefficients and high-frequency transform coefficients of pixel group $EL_{2m-2}=L_{2m-2}+\beta(DL_{2m-3}+DL_{2m-1})$ or $EH_{2m-2}=H_{2m-2}+\beta(DH_{2m-3}+DH_{2m-1})$. The calculation in

15 the calculation unit 2100b is the same as that of the calculation unit 2100a except that the input group 2103b is D and that the coefficient C is β , therefore, the detailed explanation of the calculation will be omitted.

20 The above processing is repeated, the horizontal wavelet transform processing is performed on the 2 types of low-frequency and high-frequency signals, using the 4-stages of calculation units, thereby the transform coefficients LL, LH, HL and HH are obtained.

25 As described above, according to the first embodiment, as the rotation unit is provided, the two-dimensional wavelet transform processing can be

performed by 1 vertical one-dimensional wavelet transform processor and 1 horizontal one-dimensional wavelet transform processor.

5 <Second Embodiment>

In the second embodiment of the present invention, the order of the horizontal wavelet transform processing and the vertical wavelet transform processing is reversed. As shown in Fig. 5, the vertical DWT processor
10 901 is provided on the output side of the horizontal DWT processor 905, and a new rotation unit 1101 is provided in front of the horizontal DWT processor 905.

The order of pixel data inputted from the memory or line buffer (not shown) is the same as that of the
15 above-described first embodiment. That is, respective 1 pixel from each line of 2-line pixel data, i.e., 2 pixel data arrayed in the vertical direction are inputted in parallel into the rotation unit 1101.

The rotation unit 1101 rearranges the parallel 2-
20 line data into alternate-line 2 pixel data and outputs the data. This processing is the same as the rotation of data by 90°. Figs. 6A and 6B conceptually show the input/output relation of the rotation unit 1101. In Fig. 6A, a subscript U represents the upper 1 of 2 lines
25 (upper line); a subscript L, the lower 1 of 2 lines (lower line); subscripts 1 and 2, the order of pixel. As the input pixel data are rotated to the right by 90° as

shown in Fig. 6A, image data for 2 pixels of the same line are alternately outputted.

The data for 2 pixels alternately outputted by each line, are inputted into the horizontal DWT processor 905, and subjected to the horizontal wavelet transform processing corresponding to the respective input data. As the 2 line data are alternately inputted, the 2 types of signals are alternately wavelet-transformed. As described in the first embodiment, the buffer 621 (Figs. 6A and 6B) of the respective grid point data calculation units in the horizontal DWT processor 905 has 2 stages of registers.

The transform coefficients, obtained from the horizontal wavelet transform processing and alternately outputted, are low-frequency and high-frequency transform coefficients of a line and low-frequency and high-frequency transform coefficients of the next line. These coefficients are further inputted into the rotation unit 903 and rearranged as shown in Fig. 4.

As a result, 2 low-frequency transform coefficients and 2 high-frequency transform coefficients, from 2 lines, are alternately outputted from the rotation unit 903.

As the respectively 2 transform coefficients are arrayed in the vertical direction, the 2 transform coefficients are inputted into the vertical DWT processor 901, then the vertical wavelet transform

in Fig. 2, however, the processor may have a construction used in a general FIR filter. In this case, low-frequency transform coefficients and high-frequency transform coefficients are calculated by different calculation units.

In this embodiment, the wavelet transform filter has a linear phase, i.e., wavelet transform filter coefficients are symmetrical.

Fig. 7 shows the construction of the two-dimensional wavelet transform processing apparatus according to the third embodiment. In the construction of Fig. 7, constituent elements are the same as those described in the second embodiment with reference to Fig. 5 except a data input unit 1401 having a construction as shown in Fig. 9 and a filter calculation unit 1402 having a construction as shown in Fig. 8.

Fig. 8 schematically shows the construction of the filter calculation unit 1402. In the figure, numeral 1201 denotes a filter input data; 1202, an adder for adding up 2 input data having the same filter multiplication coefficient; 1203, a coefficient multiplier; 1204 and 1205, adders for adding up the results of multiplication.

Next, the construction of the entire wavelet transform processor upon execution of horizontal wavelet transform processing using the filter calculation unit 1402 shown in Fig. 8 will be described.

second line memory having a capacity for 1/2 line; 1307 and 1309, shift registers where 9 registers are connected; and 1311, a selector for selecting 2 groups of 9 pixel data.

5 Hereinbelow, the particular operation of the data input unit 1401 will be described.

First, pixel data of the first line, inputted from the input terminal 1301 of the data input unit 1401 shown in Fig. 7, are stored into the first line memory
10 1303. Considering the input on the basis of processing cycle (period) of the wavelet transform processor which is a significant constituent element of the present invention, as the entire processing balance becomes best if 2 pixel data are inputted during 1 cycle, pixel data
15 are inputted at such rate in the present embodiment.

Next, pixel data of the second line are stored into the second line memory 1305 while data are read by 1 pixel per 1 cycle from the first line memory 1303 and the second line memory 1305. The data are sent to the
20 shift registers 1307 and 1309. It is convenient to delay the reading from the second line memory 1305 by 1 cycle rather than to simultaneously start data reading from the line memories 1303 and 1305.

At 1 cycle, 2 pixel data are held and 1 pixel data
25 is outputted from the second line memory 1305. Upon completion of storage of all the pixel data of the second line, merely the half of the data remains.

Accordingly, the second line memory 1305 has the capacity for storing data for 1/2 line.

The pixel data inputted into the shift registers 1307 and 1309 are alternately selected by the selector 1311 by each 1 cycle, and processed by the filter calculation unit 1402 shown in Fig. 8. The phase of pixel data in the shift register 1309 is delayed by 1 cycle from that of the shift register 1307. However, there is 1-cycle shift in selection timing of the selector 1311 to select the 2 shift registers 1307 and 1309, therefore, the 1-cycle delay is cancelled, and selector outputs have the same phase. The filter calculation unit 1402 calculates and outputs low-frequency and high-frequency wavelet transform coefficients based on the same phase 9 data for 2 lines.

As the output timing of transform coefficients is the same as that of the second embodiment, the rotation unit 903 rearranges the transform coefficients, then the vertical DWT processor 901 performs transform processing, and transform coefficients by the two-dimensional wavelet transform processing can be obtained at the same timing as that of the second embodiment.

<Fourth Embodiment>

In this embodiment, the 2 line memories used on the input side of the filter calculation unit 1402 in the third embodiment are provided on the output side of

the filter calculation unit 1402. Note that the total capacity of the line memory is the same as that of the third embodiment, however, 3 line memories respectively having a capacity for 1/2 line are used.

5 As the horizontal wavelet transform processing is appropriate to raster-scan order pixel data, the pixel data can be directly inputted into the horizontal DWT processor and processed there. Note that the horizontal DWT processor may be the filter calculation unit having
10 the construction in Fig. 8 or the transform processor having the construction in Fig. 2.

Fig. 10 is a block diagram showing the construction of the wavelet transform processing apparatus according to a fourth embodiment. In the
15 construction of Fig. 10, raster-scan order pixel data are received, and immediately subjected to the horizontal wavelet transform processing by a horizontal DWT processor 1500. As in the case of the third embodiment, 2 pixel data per 1 cycle are inputted.

20 Low-frequency and high-frequency transform coefficients as the results of processing by the horizontal DWT processor 1500 on 2n-th line data are respectively stored into line memories 1501 and 1503. Further, among the results of processing on (2n+1)-th
25 line data, high-frequency transform coefficients are stored into a line memory 1505, while low-frequency transform coefficients are immediately sent via a

selector 1511 to the vertical DWT processor 901. In
synchronization with this operation, 1-line previous
low-frequency transform coefficients are read from the
line memory 1501, and sent, with one of 2 coefficients
5 of low-frequency transform coefficients arrayed in the
vertical direction, to the vertical DWT processor 901.

The vertical DWT processor 901 can continuously
perform transform processing on the horizontal low-
frequency transform coefficients. During the processing,
10 the $(2n+1)$ -th line horizontal high-frequency transform
coefficients are stored into the line memory 1505.

When the $(2n+1)$ -th line pixel data have been
inputted, as the processing on the $(2n)$ -th and $(2n+1)$ -th
line low-frequency transform coefficients has been
15 completed, the stored high-frequency transform
coefficients for 2 lines are read from the line memories
1503 and 1505, then sent via the selector 1511 to the
vertical DWT processor 901, and subjected to the
transform processing there.

20 As in the case of the low-frequency transform
coefficients processed in synchronization with the input
of the $(2n+1)$ -th pixel data, the high-frequency
transform coefficients are processed in synchronization
with the input of $(2n+2)$ -th line pixel data. The $(2n+n)$ -
25 th line pixel data, inputted during the processing on
the high-frequency transform coefficients, are subjected
to the horizontal wavelet transform processing, and the

results of processing are stored in the same storage for the (2n)-th line data. In the line memory 1503 holding the high-frequency transform coefficients, as the amount of output data and that of input data are the same, the amount of held data does not change. In the memory, the old data are updated with newly-stored data.

As described above, the transform coefficients by two-dimensional wavelet transform can be obtained. The output order of the transform coefficients is different from that of the above-described embodiments. Different from the above-described embodiments where the low-frequency and high-frequency transform coefficients for 2 line image data are outputted by alternate lines upon each processing upon each pixel data, the horizontal DWT processor 1500 outputs low-frequency and high-frequency transform coefficients for 1 line. In this manner, as the line buffer is provided for temporarily storing the low-frequency and high-frequency transform coefficients outputted in line units, the two-dimensional wavelet transform processing can be performed by 1 vertical one-dimensional wavelet transform processor and 1 horizontal one-dimensional wavelet transform processor. Thus the hardware construction can be reduced.

<Fifth Embodiment>

The above-described first to fourth embodiments are based on the premise that 2 pixel data are inputted

at 1 cycle of transform processing, however, in the fifth embodiment, the wavelet transform processing apparatus has a construction to input data 1 pixel per 1 cycle of transform processing.

- 5 If the amount of input data per 1 cycle of transform processing is reduced, the respective transform processors operate at 50% availability, and the hardware resource cannot be efficiently utilized.

10 In the fifth embodiment, as 1 transform processor performs both of vertical wavelet transform processing and horizontal wavelet transform processing, the transform processor operates at 100% availability. Thus the hardware can be effectively utilized.

15 Fig. 11 shows the construction of the fifth embodiment. In the figure, numeral 1601 denotes a selector for selecting 1 group of 2-input 2 group data; 1603, a horizontal & vertical DWT processor; and 1605, a data rotation unit for rotating 2x2 data.

20 As in the case of the above-described first embodiment, respective 1 pixel from each line of 2-line data i.e. vertical 2 pixels are inputted via the selector 1601 into the DWT processor 1603.

 The DWT processor 1603 processes the input data in a vertical transform mode.

25 Note that only 4 pixel data are continuously inputted at 2 cycles, then at the next 2 cycles, data input is stopped. As 4 pixel data are inputted at total

4 cycles, the input equals the input of 1 pixel per 1 cycle.

The transform processor 1603 processes the 4 pixel data inputted in the 2-cycle period, then outputs 2
5 pairs of vertical low-frequency transform coefficients and high-frequency transform coefficients. The transform coefficients are passed through switches 1606 and 1607, and rearranged by the rotation unit 1605 as in the case of the above-described first embodiment. Then 2 low-
10 frequency transform coefficients and 2 high-frequency transform coefficients are sequentially inputted into the selector 1601.

During the 2-cycle period in which the data input is stopped, the transform coefficients rearranged by the
15 rotation unit 1605 are selected by the selector 1601, and sent to the vertical & horizontal DWT processor 1603. The vertical & horizontal transform processor 1603 performs horizontal wavelet transform processing on the 2 pairs of coefficients continuously inputted at 2
20 cycles, in a horizontal transform mode, and outputs the coefficients via the switches 1606 and 1607.

Note that the vertical & horizontal DWT processor 1603 basically has the construction shown in Fig. 2, however, the buffer in the respective calculation units
25 has a line memory corresponding to the vertical transform and 2 stages of registers corresponding to the horizontal transform. The line memory and the registers

are selected in accordance with transform mode, thereby the above-described operation is realized.

Further, if it is arranged such that horizontal 2 pixels of 2 line data are alternately inputted, the
5 input data are processed in the horizontal transform mode, rearranged by the rotation unit, and then processed in the vertical transform mode, the same result can be obtained.

In the first to fifth embodiments, the forward
10 wavelet transform processing has been described. In the inverse wavelet transform processing, except that a different multiplication coefficient is used, and a part of addition operation are changed to subtraction, the constituent elements in Fig. 2 and the higher-order
15 construction are the same as those in the forward wavelet transform processing. Accordingly, the present invention is also applicable to inverse wavelet transform processing.

As described above, the above-described first to
20 fifth embodiments realize a the two-dimensional wavelet transform processing apparatus, utilizing the hardware resource more effectively, with reduced hardware construction.

25 <Sixth Embodiment>

Hereinbelow, a sixth embodiment of the present invention will be described in detail.

First, the assumption of the present embodiment will be described.

Fig. 22 shows the construction of the wavelet transform processor for performing the wavelet transform represented by the above-described lifting grid structure by a structure of plural serially-connected calculation units. As shown in Fig. 23, 2 pairs of wavelet transform processors each having this construction are used, and a 2x2 data rotation unit is provided therebetween, thereby the vertical and horizontal two-dimensional wavelet transform processings are performed.

The respective calculation units have 2 constructions as shown in Figs. 24 and 29. Hereinbelow, the contents of calculation of the wavelet transform processing by the construction in Fig. 24 will be described. Note that in Fig. 24, numeral 3703 denotes a multiplier for multiplying input data by a multiplication coefficient; and 3707 and 3709, adders for inputting 2 inputs.

In Fig. 14, as in-calculation data is held, respective 1 of low-frequency transform coefficient and high-frequency transform coefficient are outputted by inputting 2 pixels at each cycle.

Assuming that data "D7t, E6t, H5t and L4t" are currently being calculated, the data are expressed as follows.

$$D7t = X7 + \alpha \cdot X6 \quad (9)$$

$$E6t = X6 + \beta \cdot D5 \quad (10)$$

$$H5t = D5 + \gamma \cdot E4 \quad (11)$$

$$L4t = E4 + \delta \cdot H3 \quad (12)$$

5

If 2 data "X8 and X9" are inputted, to output "L4 and L5", the following calculations are performed.

$$D7 = D7t + \alpha \cdot X8 \quad (13)$$

$$E6 = E6t + \beta \cdot D7 \quad (14)$$

$$10 \quad H5 = H5t + \gamma \cdot E6 \quad (15)$$

$$L4 = L4t + \delta \cdot H5 \quad (16)$$

Then data "D9t, E8t, H7t and L6t" to be held for calculation at the next cycle are obtained by:

$$15 \quad D9t = X9 + \alpha \cdot X8 \quad (17)$$

$$E8t = X8 + \beta \cdot D7 \quad (18)$$

$$H7t = D7 + \gamma \cdot E6 \quad (19)$$

$$L6t = E6 + \delta \cdot H5 \quad (20)$$

20 The input data "X8 and X9" are inputted from terminals 3701 and 3702 of the first-stage calculation unit, and the results of calculation are outputted from terminals 3711 and 3712. The outputs are inputted into the terminals 3701 and 3702 of the next-stage
25 calculation unit, and sequentially subjected to calculation processing.

Fig. 25 represents the above processing as a

10052573.030802

lifting grid structure. In the figure, 4 registers hold the above-described in-calculation data. As shown in Fig. 22, the hardware construction is made by serially connecting the calculation unit shown in Fig. 24, 5 thereby the above-described series of calculations can be realized.

In the case of the horizontal wavelet transform processing, a delay buffer in Fig. 24 has 1 stage of register as shown in Fig. 28 or plural registers. In the 10 case of the vertical wavelet transform processing, the delay buffer has a line memory.

Accordingly, in the construction in Fig. 23 for the two-dimensional wavelet transform processing, the construction of the delay buffer in the calculation unit 15 differs in front of and in the rear of the 2x2 data rotation unit.

Next, the sixth embodiment of the present invention will be described based on the above principle.

In the sixth embodiment, a calculation unit having 20 a construction as shown in Fig. 26 is employed. In the calculation unit, the calculation unit shown in Fig. 24 has 2 types of buffers having different delay amounts and a selector for selecting the buffers.

In Fig. 26, numerals 3901 and 3903 denote 25 registers having enable-control terminals, utilized in the horizontal wavelet transform processing; and 3905, a line memory having a capacity for storing data for

horizontal 1 line, utilized in the vertical wavelet transform processing.

Numeral 3907 denotes a selector for selecting 1 of the outputs from the register 3901 and the line memory 3905. The horizontal transform processing and vertical transform processing are alternately performed selecting the 2 outputs by the selector every other 2 cycles.

When the selector selects the V terminal side, the vertical wavelet transform processing is performed, while when the selector selects the H terminal side, the horizontal wavelet transform processing is performed.

Fig. 27 shows the entire construction of the two-dimensional wavelet transform processor using the calculation unit in Fig. 26. In the figure, numerals 4001 and 4002 denote terminals for inputting vertical 2 pixel data; 4005 to 4008, calculation units shown in Fig. 26 (note that the multiplication coefficients are different); 4011, a selector for selecting input data to the terminal 4001; 4013, a 2x2 data rotation unit for rearranging data obtained by four-dimensional wavelet transform processing in 2x2 units; and 4015, a terminal for inputting a control signal to control the selector for the 4 calculation units and the selector 4011.

The construction of the sixth embodiment shows a wavelet transform processor which performs low-frequency 9-tap and high-frequency 7-tap two-dimensional wavelet transform processing.

Vertical 2 pixel data are inputted every other 2
cycles into the terminals 4001 and 4002 while the data
are horizontally scanned. The selector 4011 selects the
data upon input cycle of the vertical 2 pixel data and
5 sends the data to the calculation unit 4005. At other
cycles, the selector selects output data from the 2x2
data rotation unit 4013 and similarly sends the data to
the calculation unit 4005.

The 4 calculation units respectively enter the
10 vertical wavelet transform mode or the horizontal
wavelet transform mode in accordance with selection of
selector by the control signal inputted from the
terminal 4015.

At the cycle where the selector 4011 selects the
15 vertical 2-sample input data, the calculation unit
enters the vertical wavelet transform mode, while at the
cycle where the selector selects the data from the 2x2
rotation unit 4013, enters the horizontal wavelet
transform mode. The outline of the processor is as above.
20 Next, the operation of the processor will be described.

It is assumed that processing for plural lines and
plural pixels has been already completed, and the line
memory and the registers in the calculation unit hold
in-calculation data, and vertical 2-sample data are
25 inputted at continuous 2 cycles.

The respective selectors of the 4 calculation
units select the V terminal side, and the entire

processor is in the vertical wavelet transform mode and operates for 2 cycles in this mode. As a result of 2 cycle operation, respectively 2 vertical low-frequency transform coefficients and high-frequency transform
5 coefficients are sent to the 2X2 data rotation unit 4013.

The 2X2 data rotation unit 4013, having a construction as shown in Fig. 33, inputs the 2 pairs of low-frequency transform coefficient and high-frequency transform coefficient data into the 4 registers,
10 separates the data into low-frequency transform coefficients and high-frequency transform coefficients, and outputs respectively 2 data for 2 cycles. The 4 registers are controlled by the control signal inputted to the enable terminal (not shown) not to input the next
15 data until the read data are outputted.

The data inputted into the 4 registers are outputted at the 2 cycles immediately after the 2-cycle input of the vertical 2-sample data. At these cycles, the respective selectors in the 4 calculation units are
20 switched to the H terminal side, and the entire processor operates in the horizontal wavelet transform mode.

The 2 registers in the respective calculation units utilized in the horizontal wavelet transform mode
25 are controlled by the enable signal (not shown), and input and hold in-calculation data in the transform mode.

During the cycle where vertically low-frequency

transformed coefficients are horizontally processed, the
in-calculation data are outputted from the register 3901,
and sent via the selector 3907 to the adder 3709. The
horizontal low-frequency transform coefficient LL and
5 high-frequency transform coefficient LH calculated at
the cycle are outputted from the terminals 4021 and 4022,
and the temporary results of in-calculation data are
inputted into the register 3903 at the next cycle. The
data obtained from the processing on the vertically
10 high-frequency transform coefficients, held in the
register 3903 by that time, are shifted to the register
3901 upon data input, and newly outputted from the
register 3901.

At the next cycle, the vertically high-frequency
15 transformed coefficients are horizontally processed
using the data. As in the case of the above processing,
the horizontal low-frequency transform coefficient HL
and high-frequency transform coefficient HH are
outputted from the terminals 4021 and 4022, and the
20 temporary results of in-calculation data are inputted
into the register 3903 at the next cycle. Data inputted
into the register 3903 at the previous cycle are shifted
to the register 3901. At this time, the data held in the
2 registers are held in the same registers for the next
25 2 cycles (vertical wavelet transform mode).

The horizontal wavelet transform mode is completed
by the above processing, and the processor returns to

the vertical wavelet transform mode. The above-described 4 cycle processing is repeated, thereby the two-dimensional wavelet transform processing can be performed on the entire image.

5 As 2 pairs of vertical 2-sample data i.e. 4 sample pixel data are received from the input terminals 4001 and 4002 and processed in the above 4 cycles, the processing rate is 1 sample per 1 cycle.

10 Note that in a case where the processing rate of 9/7 filter two-dimensional wavelet transform is 1 sample per 1 cycle, the present embodiment is an optimum construction in that only 4 constant multipliers are used for multiplication by constant coefficient.

15 The above description of the operation has been made for understanding of the most basic construction of the present invention, but pipeline processing for high speed processing has not been described. In actual hardware, pipeline processing is attained by inserting a register between the respective calculation units,
20 reducing the calculation delay time, and increasing the operation frequency.

 In such case, it takes 3 or 4 cycles to output the result of calculation processing on data inputted from the terminals 4001 and 4002 from the calculation unit
25 1008. Accordingly, the results of vertical wavelet transform cannot be immediately inputted into the selector 1011 such that horizontal wavelet transform

processing is performed immediately later as in the case of the above description of the operation.

That is, even if the results of vertical wavelet transform are to be immediately subjected to the horizontal wavelet transform processing, the transform mode of the calculation unit immediately subsequent to the output of the result of transform is not the horizontal wavelet transform mode, in accordance with operation timing. As the transform mode changes every other 2 cycles, if the processing waits for up to 2 cycle, the mode changes to the horizontal wavelet transform mode, and the transformed output can be subjected to the horizontal wavelet transform.

Accordingly, the number of registers increase in the 2x2 data rotation unit. In a case where pipeline processing is not performed, the same register can be used for storing the results of vertical transform processing and for storing the results of horizontal transform processing. However, if operation timing becomes off due to the above-described pipeline processing, 2 types of registers must be separately provided.

However, whether pipeline processing is made or not, the following processings are the same. That is, the calculation unit basically performs the vertical transform processing for 2 cycles, then performs the horizontal transform processing for 2 cycles. Also, the

selector 4011 performs selection operation every other 2 cycles.

Hereinbelow, various modifications and applications will be described.

5 In a case where the registers 3901 and 3903 are not provided with the enable terminal, i.e., the registers merely inputs data when a clock is inputted into the registers, the above function can be realized by arraying 4 registers. Among these 4 registers, only 2
10 registers hold data significant for transform processing, and the other 2 registers hold insignificant data. The insignificant data can be ignored by control of selection timing of the selector 3907 so as not to select the insignificant data by the selector.

15 In the above-described embodiments, vertical 2-sample data are inputted at every other 2 cycles, however, even if the data are inputted at alternate cycles, the two-dimensional wavelet transform processing can be made. In this case, the selection between the
20 vertical wavelet transform mode and the horizontal wavelet transform mode is performed at alternate cycles. As more particular control, the selection of the selector 3907 is performed at alternate cycles, and the input of in-calculation data into the register 3903 is
25 performed at alternate cycles. In this manner, except that the control is slightly different, the construction of the calculation system is the same as that of the

above-described embodiments.

In the above description, the vertical wavelet transform processing is performed and then the horizontal wavelet transform processing is performed, however, the vertical wavelet transform processing may be performed after the horizontal wavelet transform processing. In this case, data inputted from the terminals 4001 and 4002 are horizontal 2 sample data. The input data are subjected to the horizontal wavelet transform processing. The horizontal 2 sample data may be inputted every other 2 cycles or may be inputted at alternate cycles. Note that the input is not made such that data of the same line are simply scanned and inputted, but is made such that 2 line data are alternately inputted while being scanned.

The 2 lines correspond to 2 lines, to which the 2 sample data belong, in the case of input of the above-described vertical 2 sample data.

As 2 line data are alternately inputted, horizontal low-frequency transform coefficients and high-frequency transform coefficients for the 2 lines are stored in the 2X2 data rotation unit. The 2X2 data rotation unit rotates the data by 90° thus rearranges the data to respectively vertical 2-sample low-frequency transform coefficients and high-frequency transform coefficients, and inputs the data into the calculation unit 4005 via the selector 4011 during an idle cycle

period in which the horizontal 2 sample data are not inputted. At this time, the 4 calculation units 4005 to 4008 operate in the vertical wavelet transform mode.

By the above operation, the horizontal wavelet transform processing is performed and then the vertical wavelet transform processing is performed. The processing in this order can be handled with the same construction as that in Fig. 10 only by changing the control method.

Since the original image cannot be reproduced by performing inverse wavelet transform on the wavelet-transformed coefficients, a function of performing the inverse wavelet transform is required.

The inverse wavelet transform is performed based on a lifting grid structure as shown in Fig. 28, by the following calculations. First, to output "X3 and X4", the following calculations are made.

$$E6=L6t-\delta\cdot H7 \quad (21)$$

$$D5=H5t-\gamma\cdot E6 \quad (22)$$

$$X4=E4t-\beta\cdot D5 \quad (23)$$

$$X3=D3t-\alpha\cdot X4 \quad (24)$$

The remaining data are calculated as follows.

$$L8t=L8-\delta\cdot H7 \quad (25)$$

$$H7t=H7-\gamma\cdot E6 \quad (26)$$

$$E6t = E6 - \beta \cdot D5 \quad (27)$$

$$D5t = D5 - \alpha \cdot X4 \quad (28)$$

The data "L6t, H5t, E4t and D3t" are intermediate
 5 data received for the above calculations, and the data
 "L8t, H7t, E6t and D5t" are data left for the next
 calculations. Accordingly, the calculation processing
 can be repeated by shifting the position by 2 samples.

In comparison with the lifting grid structure
 10 shown in Fig. 25 representing the forward wavelet
 transform calculation, except that the order of
 multiplication coefficients is inversed and the
 multiplication coefficients have "-" symbol, the
 structure in Fig. 28 has the same as that in Fig. 25.

15 Accordingly, the inverse wavelet transform
 processing can be performed only by modifying a part of
 the construction of the present embodiment. More
 particularly, there are 2 methods as follows.

(1) 2 multipliers are selectively used in 1 calculation
 20 unit.

(2) The adder in the calculation unit is changed to an
 adder/subtractor, such that the adder/subtractor is used
 as an adder upon forward transform processing while the
 adder/subtractor is used as a subtracter upon inverse
 25 transform processing. Further, upon inverse transform
 processing, the flow of data is changed such that
 processed data flows through the calculation unit in the

descending order, 4008→4007→4006→4005. This operation can be controlled by using the selector or the like.

The inverse wavelet transform processing can be
5 performed by the construction as described above.

Further, the present invention is also applicable to a case where a calculation unit, having a construction as shown in Fig. 30 having 2 types of buffers having different delay amounts and a selector
10 for selection of buffer, is serially-connected to the calculation unit having a construction as shown in Fig. 29, and wavelet transform processing is performed by using these units.

15 <Seventh Embodiment>

In the seventh embodiment, the two-dimensional wavelet transform processing is performed by a construction where the calculation units, respectively performing the vertical wavelet transform processing and
20 the horizontal wavelet transform processing, are serially connected, with the 2x2 data rotation unit held therebetween.

Fig. 31 shows the construction of the seventh embodiment. In the figure, numeral 4401 denotes a
25 calculation unit for the vertical wavelet transform; 4403, a calculation unit for the horizontal wavelet transform; 4411 and 4413, selectors respectively for

selecting data to be inputted into the respective calculation units; and 4421 to 4424, registers for holding processed data to be re-inputted into the calculation units. The other constituent elements
5 corresponding to those in the above-described sixth embodiment in Fig. 27 have the same reference numerals.

In the constructions as described above, to perform the 9/7 filter one-dimensional wavelet transform processing, 4 calculation units are required as shown in
10 Fig. 22.

To perform this processing by 1 calculation unit, it is necessary to repeatedly input and process data outputted from the calculation unit. The selectors 4411 and 4413 control the flow of data for this processing.

15 Vertical 2 sample data inputted from the terminals 4001 and 4002 are selected by the selector 4411 and inputted into the calculation unit 4401. the calculation unit 4401 performs the lifting calculation by using the multiplication coefficient α as the first step
20 calculation, and outputs the results of calculation.

The output results of calculation are held in the registers 4421 and 4422, then inputted into the selector 4411, then selected by the selector and re-inputted into the calculation unit 4401. The calculation unit 4401
25 performs the second step calculation.

The results of calculation outputted from the calculation unit are held in the registers 4421 and 4422,

then similarly re-inputted via the selector 4411 into the calculation unit. The calculation unit 4401 performs the third step calculation and the fourth step calculation. At the second to fourth steps, the lifting
5 calculation is performed using the multiplication coefficients β , γ and δ .

The results of the fourth step calculation are low-frequency and high-frequency coefficients as the results of the vertical wavelet transform processing.

10 The transform coefficients are sent to the 2x2 data rotation unit 4013. When 2 pairs of low-frequency and high-frequency transform coefficients are inputted into the 2x2 data rotation unit, the unit rearranges the data to 2 low-frequency transform coefficients and 2
15 high-frequency transform coefficients, i.e., 2 sets of horizontal 2 sample data and outputs the data.

The coefficient data are selected by the selector 4413 and inputted into the calculation unit 4403. As in the case of the calculation unit 4401, the calculation
20 unit 4403 performs the first to fourth step calculations. The data outputted from the calculation unit are held in the registers 4423 and 4424, then re-inputted via the selector 4413 into the calculation unit 4403. At 3
cycles after input of new data, the selectors 4411 and
25 4413 re-input data outputted from the latter-stage calculation unit 4403.

When the low-frequency transform coefficients,

outputted from the 2x2 data rotation unit 4013 prior to
the high-frequency transform coefficients, have been
calculation-processed at the above-described first to
fourth steps, the high-frequency transform coefficients,
5 outputted from the 2x2 data rotation unit 4013
subsequently to the low-frequency transform coefficients,
are inputted via the selector 4413 into the calculation
unit 4404 and processed there.

The results of the first to fourth step
10 calculations by the calculation unit 4403 are horizontal
low-frequency and high-frequency transform coefficients,
further divided from the above-described vertical low-
frequency and high-frequency transform coefficients,
i.e., 4 types of transform coefficients obtained by the
15 two-dimensional wavelet transform processing. The
transform coefficients are outputted from the terminals
4021 and 4022 to the outside 2 times.

The buffer in the calculation unit 4401 must have
a capacity for 4 times larger than that of the line
20 memory shown in Fig. 26 as a delay buffer. The line
memory may be a large line memory having the necessary
capacity, or may be 4 line memories respectively having
the same capacity as that of the line memory in Fig. 26
which are selectively used in correspondence with
25 calculation step.

As the calculation unit 4403 performs the first to
fourth step calculations on the 2 types of data, 8 types

of in-calculation data are required. Accordingly, the delay buffer in the calculation unit may have 8 stages of registers for storing the in-calculation data.

As in the case of the above-described sixth
5 embodiment, the same processing can be performed by the calculation unit having the construction in Fig. 29 by using the above-described delay unit in the calculation unit.

10 <Eighth Embodiment>

The eighth embodiment has a construction as a combination of the above-described sixth and seventh embodiments, in which the number of calculation units is further reduced.

15 In the above-described sixth embodiment, the common calculation unit group alternately performs the vertical wavelet transform processing and the horizontal wavelet transform processing. In the above-described seventh embodiment, the single calculation unit performs
20 plural calculation steps of one-dimensional wavelet transform processing.

In the present embodiment, 1 calculation unit performs all the plural calculation steps of horizontal and vertical wavelet transform processing. Fig. 32 shows
25 the construction of the present embodiment.

In the figure, numeral 4501 denotes a calculation unit for performing all the calculations of the two-

dimensional wavelet transform; and 4503, a selector having 3 types of 2 inputs, for selecting 1 of 3 types of 2 inputs. The other constituent elements have the same reference numerals as those of corresponding elements in Fig. 31.

As in the case of the above-described seventh embodiment, 1 pair of input data or transform coefficients is subjected to the above-described first to fourth steps of calculations at continuous 4 cycles.

As 2 pairs of input data and 2 pairs of transform coefficients obtained by wavelet transform processing the 2 pairs of input data, i.e., 4 pairs of data are used as the minimum processing unit, transform processing is performed in a 16 cycle period.

At the first-half 8 cycles of the 16 cycle period, the vertical wavelet transform processing is performed on 2 pairs of input data. At this time, the calculation unit 4501 performs processing equal to the processing by the calculation unit 4401 in Fig. 31. The 2 pairs of transform coefficients resulted from the vertical wavelet transform are inputted into the 2x2 data rotation unit 4013, then rearranged to 2 vertical low-frequency transform coefficients and 2 high-frequency transform coefficients, i.e., 2 pairs of horizontal 2 sample data, and outputted.

At the second-half 8 cycles of the 16 cycle period, the 2 pairs of transform coefficients outputted from the

2x2 data rotation unit are held in the registers 4421 and 4422, then re-inputted via the selector 4503 into the calculation unit, and subjected to the horizontal wavelet transform processing. At this time, the calculation unit 4501 performs processing equal to the processing by the calculation unit 4403 in Fig. 31.

The transform coefficients obtained by the two-dimensional wavelet transform processing are outputted from the terminals 4021 and 4022.

10 As the calculation unit 4501 in the present
embodiment performs the horizontal wavelet transform
processing and the vertical wavelet transform processing,
the calculation unit has the delay buffers of the 2
calculation units 4401 and 4403 in the above-described
15 seventh embodiment.

Further, the calculation unit in Fig. 29 may be extended for used in the present embodiment.

As described above, according to the sixth to eighth embodiments, the horizontal and vertical filtering processing such as wavelet transform processing can be realized with a very simple construction, and the hardware scale can be further reduced.

Note that in the above-described embodiments, only
25 the wavelet transform (and the inverse wavelet
transform) has been described, however, as the present
invention is applicable to horizontal and vertical

filtering on two-dimensional information such as image data, the invention is not limited by its purpose.

Further, the circuit construction described in the above-described embodiments is applicable to an encoder
5 and decoder card to be inserted into a bus slot (e.g. a PCI bus slot) of e.g. a personal computer.

As described above, according to the present invention, the hardware structure for performing horizontal and vertical filtering processing on two-
10 dimensional information can be simplified. Accordingly, in a case where the invention is applied to wavelet transform in the JPEG 2000 or the like, the apparatus related to the transform can be downsized, and a sufficient processing speed can be attained.

15 As many apparently widely different embodiments of the present invention can be made without departing from the spirit and scope thereof, it is to be understood that the invention is not limited to the specific embodiments thereof except as defined in the appended
20 claims.